Abstract-This paper proposes a hybrid modulation method for a dual-output five-leg indirect matrix converter topology. The proposed control technique combines a space vector modulation scheme (SVPWM) applied to the rectifier stage so as to control the input currents and a new digital scalar modulation scheme (DSPWM) designed to control the two loads output voltages. A generalized expression of the output voltage references is also developed showing the capability of the proposed method to control more than two independent loads without requiring additional mathematical development. Furthermore, a new modified expression of the output voltages references is proposed to enable the correct operation of the converter under unbalanced grid voltages. Also, this paper proposes a detailed mathematical analysis that allows evaluating the effect of output loads unbalances on the input current harmonic content. Simulation and experimental results are provided to show the effectiveness of the proposed theoretical investigations and confirm the capability of the proposed method to control multiple drive systems as well as ac input currents.
I. INTRODUCTION

M
ATRIX converters are ac/ac power conversion type of topologies that can provide sinusoidal input/output waveforms, unity input power factor operation, and bidirectional power flow [1] , [2] . Their more important benefit over traditional ac/dc/ac power conversion topologies is the absence of electrolytic dc-bus bulky capacitors [3] , [4] . The latter is suitable to design high compact and reliable power supplies operating in hostile environment such as high temperatures and high pressures. The conventional indirect matrix converter (IMC) shown in Fig. 1 consists of a four-quadrant 12-switch rectifier stage cascaded with a two-level six-switch inverter stage [5] . This topology has some favorable characteristics compared to the direct matrix converter such as a simpler commutation scheme and a more compact clamping circuit. It also offers the possibility of reducing the power switches number in the case of unidirectional power flow application [6] . In recent years, many research papers have demonstrated that this conventional IMC topology can be extended to perform independent control of more than a three-phase ac load. Such application is nowadays required in many manufacturing process such as steel, textile, and paper industries. Therefore, several new IMC topologies were proposed with the aim to reduce the cost and volume of such multimachine drive. Note that the reduction of power semiconductors count allows saving on the number of gate drivers and other electronic circuits such as microcontroller's pulse width modulation (PWM) outputs. The first alternative to the reduction of power semiconductors number is the use of more than one rear-end inverter sharing the common virtual dc-link voltage produced by the front-end rectifier of the IMC [7] . In this framework, a three-phase dualoutput IMC that uses only one rectifier stage cascaded with a pair of three-leg inverter stages was investigated in [8] and [9] . A second alternative to further reduction of switches count is to use more compact topologies. In this framework, a dual-output IMC topology with a nine-switch inverter stage has been proposed in [10] . The reduction of power semiconductors count in the nine-switch inverter stage is obtained at the cost of the switch rating which needs to be doubled. Indeed, each power semiconductor of the nine-switch inverter stage must ensure a common current path of both loads 1 and 2. The third alternative proposes a dual-output IMC with a five-leg inverter [11] . Its conceptual topology as shown in Fig. 2 consists of a rectifier stage cascaded with a five-leg inverter. Four legs of the inverter stage feed two phases of each load while the remaining two phases C 1 and C 2 are connected to a common leg of the inverter stage. As compared to the conventional dual-output IMC, the number of active switches in the inverter stage is reduced from 12 to 10. On the other hand, the switch capacity is divided by two as compared to the IMC's nine-switch inverter except the common leg, where the switches must ensure a common current path for both loads 1 and 2. Furthermore, it has been shown in [12] that the five-leg inverter losses are less than those of nine-switch inverter. Note that the five-leg inverter topology is well suited to two-motor constant power applications especially center-driven winders [13] , [14] . On the other hand, this topology is very suitable to enable the fault-tolerant operation of a conventional two-motor drive that consists of two independent three-leg inverters stages. Indeed, one can simply eliminate the faulted leg and reconfigure the healthy legs into a five-leg inverter [15] , [16] .
Up to now, two modulation methods have been developed to control the dual-output five-leg IMC [11] . The first one is based on a space vector modulation scheme (SVPWM) and has not been implemented owing to its complexity. The second method is based on the carrier PWM technique where two modulation signals and one logical equation are needed to generate the switching sequences of each two transistors forming one leg of the five-leg inverter stage. Moreover, the mathematical development made to obtain the modulation signals is based on the expressions of application times that are determined by the SVPWM method. Unfortunately, the overall complexity of the SVPWM theory increases when the number of space vectors describing each set of the three-phase output voltage system is more than one.
Note also that many algorithms have been proposed in the recent literature to control the conventional five-leg inverter topology fed by a constant dc source such as the carrier-based PWM [13] , [17] , the space vector PWM [13] , the scalar PWM [18] , the finite state machine PWM [19] , the predictive control [14] , [20] , etc. Obviously, these control schemes cannot be applied to modulate the input currents and output voltages of the matrix converter topology since the latter is supplied by a three-phase voltage system and not a dc source. This paper proposes a new hybrid modulation method, which uses the SVPWM technique to control the rectifier stage and a modified digital scalar modulation scheme (DSPWM) to control the five-leg inverter stage. For instance, for each leg of the converter's five legs, the new algorithm computes only one modulating signal that allows the determination of the opportune duty cycles. The obtained five duty cycles are, thereafter, used by the DSP to generate the switching sequences of the five-leg inverter stage, without the need of any additional logical operation. A generalized expression of the output voltage references is also given to show the capability of the proposed method to control more than two independent loads. Furthermore, a modified new expression of the output voltages references is developed to enable the correct operation of the converter under unbalanced grid voltages. Also, this paper provides a detailed mathematical development to evaluate the effect of unbalanced loads connected to the converter's output on the input current harmonic content. This paper is organized as follows. Section II describes the operation principle and PWM control method of the rectifier stage. Section III explains the proposed DSPWM method applied to the five-leg inverter stage. Section IV provides a detailed mathematical analysis of the output loads unbalances on the input currents harmonic content. In Section V, simulation and experimental results are given to show the effectiveness of the theoretical development made in this paper. Finally, some conclusions are given in Section VI.
II. OPERATION PRINCIPLE AND SVPWM CONTROL TECHNIQUE OF THE RECTIFIER STAGE
The rectifier stage shown in Fig. 2 , which operates in a similar manner as a four-quadrant current source rectifier, must provide sinusoidal input currents (i m a , i m b , and i m c ) with a unity input displacement factor as well as a positive voltage (V dc ) across the virtual dc-link [1] , [5] . The operation principle and modulation method explained hereafter are based on the SVPWM theory applied to conventional single-output IMC topology. The four-quadrant switching devices (T aH , T aL , T bH , T bL , T cH , T cL ) can assume nine switching states that can be classified into the following two groups. Fig. 3 , for the sake of clarity. Assume now that the converter is fed by a symmetrical and balanced three-phase voltage system
The three-phase system of (1) can be represented by the space vectorĒ obtained according to the following complex transformation:
whereX can represent a voltage or a current vector. In a similar manner, the three input currents i m a , i m b , and i m c , which must be provided by the rectifier stage, can be represented in the complex plane by the space vectorĪ m obtained according to (2) . At any sampling time, the direction of I m can be deduced from the position ofĒ in the complex plane as well as the target input displacement angle ϕ i , as illustrated in Fig. 3 . In the example of Fig. 3 ,Ī m is located in sector 1 and γ i = θ i + ϕ i is its phase angle within this sector. Therefore,Ī m can be modulated by impressing the two adjacent active vectors I 1 andĪ 2 by the two duty cycles d 1R and d 2R . According to the geometrical construction of Fig. 3 , one can obtain the following relationships:
Moreover, in order to provide the highest value of the dc-link voltage, one should use only the active vectors implying that 
(4.a) Equation (4.a) can be generalized for the six possible positions ofĪ m by substituting the term
, where k i is the operating sector ofĪ m . Therefore, (4.a) is rewritten as
Note that the unity power factor operation is achieved by modulating the input current space vectorĪ m along the same direction of the grid voltage space vectorĒ. According to Fig. 3 , the input displacement angle ϕ i betweenĪ m andĒ must be set to zero, which means γ i = θ i at any sampling time.
On the other hand, the example of Fig. 3 shows that two values of the virtual dc-link voltage are provided over a switching period. Indeed, the voltage V dc is equal to E ab during the application of the first switching state [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . It becomes equal to −E ca during the application of the second switching state . Therefore, the local average value of V dc within a switching period is deduced as follows:
(5.a)
Replacing (1) and (4.b) into (5.a) yields
It is clear that the dc-link voltage includes a low-frequency ripple term due to the variation ofγ i within the range [− . This ripple will be compensated by the proposed modulation scheme of the five-leg inverter stage as discussed in Section III hereafter.
III. PROPOSED DSPWM TECHNIQUE APPLIED TO THE FIVE-LEG INVERTER STAGE
A. Theoretical Principle of the DSPWM Scheme
as two normalized three-phase output voltage systems with reference to the neutral points of load1 and load2, and are given by
where ω i (i=1,2) and ϕ i (i=1,2) are the angular velocities and initial phase angles of each three-phase output voltage system. 2) are the two modulation indexes given by 2) are the maximum amplitudes of the output voltages fundamental components.
To synthesize these two three-phase voltage systems, one should obviously determine the opportune modulating signals which are referred to a virtual midpoint O in the virtual dclink. For this purpose, define first the two normalized output with reference to the virtual midpoint O. According to the Fresnel construction shown in Fig. 4 (a), the relationship between the two aforementioned output voltage systems is derived as follows:
One can observe the existence of two different common mode voltages (CMVs), V 1o and V 2o , that must be specified to determine the output voltages referred to the virtual midpoint O. For this purpose, we will first determine a relationship between V 1o and V 2o . Since the output phases C 1 and C 2 share the same leg, the output voltages V C 1o and V C 2o are inherently equal, shown as
It is now possible to deduce from (8.a) a relationship between the two CMVs V 2o and V 1o such that
Accordingly, all normalized output voltages given by (7.a) and (7.b) can be expressed in terms of only one CMV, also referred to as a zero-sequence signal, such that Since the virtual dc-link voltage provided by the rectifier stage is not constant within a switching period as already reported in (5.b), therefore the normalized reference voltages given by (9.a) and (9.b) are unable to provide the two balanced output voltage systems described by (6.a) and (6.b). This constraint can be solved simply by compensating the ripple term that exists in the denominator of (5.b). Doing so, one can obtain the five modulation signals as shown by
Therefore, one can deduce the opportune duty ratios of all upper switches forming the five-leg inverter stage (T A 1H , T B 1H , T C H , T A 2H , and T B 2H ) as follows:
To avoid operation in the overmodulation region and make full use of the virtual dc-link voltage, all duty cycles d x computed in (11) should be limited within the range [0, 1], leading therefore to the following constraint on the modulation signals
The relationship in (12.a) remains true if the following two conditions are fulfilled:
The above constraints can be expressed in a generalized form using the apportioning factor μ (0 ≤ μ ≤ 1) such that
(12.c)
Compared to the SVPWM technique, μ is equivalent to the ratio
, t 0 is the free-wheeling time interval of the five-leg inverter stage, and t V 7 is the application time of the zero-vector V 7 , where all upper switches are simultaneously ON. The particular value μ = 1 2 leads to the following well-known expression of V 1o :
Note that the optimized value of μ is the one that leads to an optimal performance in terms of the total harmonic distortion (THD) of load1, load2, and grid currents. Therefore, advanced optimization methods need to be utilized to solve the problem related to the above three constraints. This very interesting problem is beyond the objective of this paper.
B. Distribution of PWM Switching Sequences
In Section II, it is shown that for each switching period, there exist two switching states of the rectifier stage giving rise to two different voltages across the virtual dc-link of the converter. The corresponding duty ratios associated with each switching state are namely d 1R and d 2R . Therefore, the PWM switching sequences of the five-leg inverter stage must be distributed with a perfect coordination with those of the rectifier stage so as to generate balanced output voltages and input currents. This coordination can be achieved by dividing each inverter stage duty ratio d x (x = A 1 , B 1 , C, A 2 , B 2 ) proportionally between the two rectifier's duty ratios d 1R and d 2R as illustrated in the example shown in Fig. 5 [5] . In this example, the input current reference vector is assumed to be within sector 1 of the complex plane. When the rectifier stage switches are gated so as to obtain the active vectorĪ 1 , the duty ratios assigned to the five-leg inverter upper switches are 1 , B 1 , C, A 2 , B 2 ) . Consequently, the duty ratios corresponding to the application of the second active vectorĪ 2 become d 2R d x (x = A 1 , B 1 , C, A 2 , B 2 ) .
Note that the commutation process of the five-leg inverter occurs in a similar manner as a conventional voltage source inverter. One can also observe that the switching sequences can be distributed freely within a sampling period to all five legs, which makes this algorithm very suitable for CMV reduction, therefore contributing significantly to solving electromagnetic compatibility (EMC) issues. An extended study can therefore be carried out to determine the best switching pattern that optimizes the converter's CMV as well as the conducted and radiated disturbances.
C. Maximum Voltage Transfer Ratio
In order to enable the five-leg inverter stage to operate in the linear region, the maximum amplitude of the line-to-line output voltages (V line ) should never exceed the dc-link voltage [17] 
Consider an example
Substituting (9.a) and (9.b) into (13) yields
The maximum value of V line (V line ) is achieved when (V B 1 − V C 1 ) and (V C 2 − V A 2 ) are both equal to their peak values, given by 2) are defined in (6.c). Substituting now (15), (16), and (5.b) into (13) yieldŝ
cos (ϕ i ) cos . Therefore, (17.a) can be rewritten as follows:
It is clear that the maximum values of q 1 and q 2 are obtained when the right-hand side term of (17.b) is equal to its minimum value, i.e., cos( π 6 −γ i ) = 1, which yields
Assume now the two output voltage systems are perfectly synchronized, i.e., ω 1 = ω 2 and ϕ 1 = ϕ 2 . Consider the same previous example. The line voltage V B 1A 2 is expressed as follows: .
Using the same constraint as defined in (13) leads to
(20.a)
Consider the following situation whereV 2 ≤V 1 :
Therefore, the following inequality remains true:
The inequality in (20.c) remains always true if
cos(ϕ i ) cos( π 6 −γ i ) , leading to the following constraint on q 1 :
The minimum value of the right-hand side term of (21.a) is achieved when cos( π 6 −γ i ) = 1. Therefore, the condition for q 1max is derived from (21.a) such that
Considering (20.b), one can also deduce 
D. Algorithm Extension to Control Multiple Output Loads
This technique can be easily extended to control multiple output loads without requiring additional mathematical development. In fact, the modulation signals for the kth load are directly derived from (10.b), where the subscript 2 is simply replaced by k as follows:
E. Algorithm Extension to Operate Under Unbalanced Grid Voltages
When the converter is fed by an unbalanced three-phase grid voltage system, the modulation algorithm must minimize input currents distortions and provide balanced output voltages with reduced low-order harmonics. The input current distortions can be minimized by adopting the method recommended upon the comprehensive analysis made in [21] . It consists simply in modulating the input current space vectorĪ m shown in Fig. 3 along the direction of the positive sequence of the grid voltage space vector. Note also that closed-loop control methods of the input current provided by the conventional IMC [6] remain valid with this topology. As for the control of the five-leg inverter stage, one can estimate the expression of the local average value of the dc-link voltage in a similar manner to that done in [6] , which yields
whereÊ + andÊ − are the peak amplitudes of grid voltages' positive and negative sequences and θ − is the initial phase-angle of grid voltage negative sequence [6] . One can observe that an additional ripple term with a frequency equal to twice of the grid appears in the expression of V dc . Accordingly, the opportune modulating signals are deduced by multiplying the normalized output voltages (9.a) and (9.b) by the inverse of the ripple term, as shown below:
IV. INPUT CURRENT HARMONIC CONTENT UNDER OUTPUT LOADS UNBALANCES
To investigate the effect of unbalanced loads that could be connected to the converter's outputs on the input current signature, let us first determine a generalized expression of the instantaneous input current space vectorĪ m . For this purpose, assume thatĪ m is modulated along the direction of an arbitrary space vectorψ [22] . By doing some mathematical developments, quite similar to those made in [22] , the expression of I m can therefore be deduced in terms of the grid voltage space vectorĒ, the instantaneous output power P o , andψ such that
whereĒ =Ê e j ω i t is the grid voltages space vector and the * stands for the complex conjugate operator. According to the modulation algorithm of the rectifier stage discussed in Section II and the geometrical construction of Fig. 3 , the space vectorψ can be chosen as follows:
Substituting (26) into (25) leads tō
On the other hand, the analytical expression of the instantaneous output power P o can be computed in terms of output voltages and currents space vectors as follows:
By neglecting the high-switching-frequency harmonic components of both three-phase output voltages, the latter voltages are therefore considered perfectly sinusoidal and balanced. Their corresponding space vectors expressions arē
V h , ω h , and ϕ h (h = 1, 2) are the two output voltage systems peak amplitudes, angular velocities, and initial phase angles, respectively. The space vectorsĪ L 1 andĪ L 2 of output currents demanded by unbalanced loads therefore include a positive and a negative sequence component such that 
Therefore, the instantaneous expression of the input current space vector can be deduced by substituting (31) into (27), leading to (32), shown at the bottom of the page. Equation (32) shows that the harmonic spectrum of the input current space vectorĪ m may include the following low-frequency components:
1) a fundamental component with a frequency equal to ω i and a peak amplitude equal tô
2) four harmonic components with frequencies equal to ω i + 2ω 1 , ω i − 2ω 1 , ω i + 2ω 2 , and ω i − 2ω 2 ; note that for the common frequency mode of operation, i.e., ω 1 = ω 2 , the lower frequency harmonics caused by unbalanced loads are reduced to only two components. It is also worth noting that the operation at a unity input power factor minimizes the amplitude of the fundamental and harmonic components of the line currents, resulting in reduced losses in the grid.
V. SIMULATION AND EXPERIMENTAL RESULTS
In this section, experimental results are provided, showing the operation of the proposed topology and the performance of the control algorithm under balanced grid voltages. Moreover, the assessment of the line current quality in the case of unbalanced output loads is performed based on simulations results. All the tests are carried out with μ = 0.5.
A. Experimental Setup
A scaled-down laboratory prototype of a dual-output five-leg IMC was built to test the validity and performance of the proposed modulation scheme. A photograph of the experimental prototype is shown in Fig. 6 . Two three-phase RL type loads are connected to the poles of the five-leg inverter stage, while the rectifier stage is tied to the grid through an LC filter. The control algorithm including the synchronization with the grid voltages, computation of duty cycles for the rectifier stage, computation of the modulating signals and duty cycles for the five-leg inverter stage, and the distribution of the switching sequences is implemented on the DSP TMS320F28335 (Texas Instruments, TX, USA). The switching pulses for the five-leg stage switching devices are provided by using only the enhanced pulse width modulation (ePWM) modules of the DSP device without the need of an additional CPLD chip to implement the additional logical operations. On the other hand, a low-cost CPLD (CoolRunner-II of Xilinx) is utilized to generate the gating pulses for the rectifier stage power switches. The system parameters used for the experimental tests are listed in Table I .
B. Common Frequency Mode
For this operating mode, both load frequencies are equal. Figs. 7 and 8(a) illustrate both load currents waveforms and line currents flowing through the input filter inductor. These results are obtained with q 1 = q 2 = 0.86, f 1 = f 2 = 70 Hz, and ϕ 1 = ϕ 2 . The line-to-line grid voltage peak amplitude is equal 120 V. Note that the value 0.86 of q 1 and q 2 can be achieved only if the output voltages are perfectly synchronized, i.e., ϕ 2 − ϕ 1 = 0. As can be seen, the currents are balanced and also sinusoidal. Apart from the high-switching-frequency distortions, no low-frequency harmonics can be observed in the waveforms of the load currents, implying that the voltage transfer ratio can effectively reach the maximum values expected by (21.b) and (21.c). Fig. 8(b) displays the phase-to-neutral grid voltage and the line current in the same phase. One can observe that both waveforms are in phase which emphasizes that near unity input power factor is achieved. In order to assess the quality of the line currents as a function of the voltage transfer ratio, an experimental test is carried out by using the open-loop V/F control. Table II depicts results of the last two lines in Table II are obtained when q 1 and q 2 are different. It is clear that the best quality of the line currents is achieved when the voltage transfer ratios are equal to their maximum values. Indeed, the obtained results show that the THD of the line current for the operating points near the nominal ratings is smaller than 5%, which meets the international standards, such as IEEE Std 929-2000. However, this THD increases as the voltage transfer ratio decreases, implying that the quality of the line currents worsens when decreasing the active power transferred to this type of loads. Fig. 9 shows the rms values of the common leg current i C and the line current i a as a function of the phase shift (ϕ 2 − ϕ 1 ). Note that the immediate consequence of common frequency mode of operation with nonsynchronized load voltages (ϕ 2 − ϕ 1 = 0) is the reduction of the maximum transfer ratio such that (q 1max + q 2max ) must be inferior to √ 3 2 cos(ϕ i ), as concluded in (18) . These results are obtained with q 1 = q 2 = 0.43 and f 1 = f 2 = 50 Hz. For this test, the line-to-line grid voltage peak amplitude is set to 145 V. It is clear that rms current in the common leg greatly depends on (ϕ 2 − ϕ 1 ). This results has already been deduced with a conventional five-leg voltagesource inverter (VSI) fed by a dc voltage source; the maximum and minimum values of the rms current are reached when the phase shift between the two load currents is equal to 0 and π, respectively. The novelty in Fig. 9 concerns the rms value of the line current, which is almost insensitive to the phase shift (ϕ 2 − ϕ 1 ). Therefore, it can be concluded that the maximum losses in the common leg occur when (ϕ 2 − ϕ 1 ) is equal to 0; however, this phase shift has no effect on the line losses. 
C. Differential Frequency Mode
For this operating mode, the frequencies of the two output voltages systems are different from each other. Therefore, (q 1max + q 2max ) can never be superior to √ 3 2 cos(ϕ i ). To check the correct operation of the proposed modulation scheme, an experimental test is carried out with q 1 = 0.5, f 1 = 70 Hz, q 2 = 0.35, and f 2 = 40 Hz. Fig. 10(a) -(c) display the dc-link voltage, output voltages U A1B1 , U A2B2 as well as the currents flowing through both loads. One can clearly observe that apart from the high-switching-frequency harmonics, both load currents (load1 and load2) are sinusoidal and also balanced. The harmonic spectra of i A 1 and i A 2 illustrated by Fig. 11 clearly show that the frequencies of their fundamental components are equal to 70 and 40 Hz as a target. In particular, there is no ripple at 40 Hz in the frequency spectrum of load1 current and vice versa. One can also observe the existence of very small loworder harmonics. These may be due to the ripple of the dc-link voltage caused by the PWM operation of the rectifier stage, nonideal waveform of grid voltages, and also the nonideal structure of power semiconductors.
On the other hand, Fig. 12(a) shows that the line currents are sinusoidal and balanced. However, one can observe more distortions as compared to the waveforms of Fig. 8(a) . This is due to the decrease of the fundamental component amplitude (active power) caused by the decrease of the voltage transfer ratio as already discussed in the previous section. Fig. 12(b) displays the phase-to-neutral grid voltage and the line current of the same phase. One can observe a little displacement angle between the line current and grid voltage for this operating point. This phenomenon is caused by the input filter that increases the input displacement angle when the active power transferred to the load is decreased. Note that the input filter elements are usually designed to achieve a near unity displacement factor at nominal power rating [23] . Fig. 13 displays the line and load currents waveforms obtained for abrupt changes of q 1 , f 1 , q 2 , and f 2 , all occurred at the same time. q 1 decreases from 0.55 to 0.3, while f 1 changes from 80 to 40 Hz. q 2 increases from 0.3 to 0.55, while f 2 changes from 40 to 80 Hz. One can observe that the two load currents' amplitudes and frequencies increase/decrease accordingly without the fundamental component of the waveforms being deteriorated after the transient regime. As for the line current, it remains sinusoidal without any effect on the frequency of the fundamental component. One can observe only a decrease of the peak amplitude due to the variation of the active power transferred to the two loads.
D. Input Current Harmonic Content Under Output Loads Unbalances
Numerical simulations were carried out with the loads and grid parameters shown in Table III . The loads impedances of phases A 1 and A 2 are both decreased by 50%. A first test is made with a common frequency mode of operation. The voltage transfer ratios and output frequencies are set to q 1 = q 2 = 0.86 and f 1 = f 2 = 50 Hz. Fig. 14(a) displays the harmonic spectrum of the line currents. Since the waveforms of these currents are inherently periodical, the fundamental and harmonic components of the space vectorĪ m will appear in both the positive and the negative sides of the frequency axis. For display purposes, only the positive-frequency parts of the spectra are shown in the figures. As it is possible to see in Fig. 14(a) , in addition to the fundamental spectral ray located at 60 Hz, there exist two dominant low-order components located at 160 and 40 Hz, respectively. The first frequency is equal to ω i + 2ω 1 . The second one is the positive image of ω i − 2ω 1 .
A second test is carried out with a differential frequency mode of operation. The voltage transfer ratios and output frequencies are set to q 1 = 0.43, q 2 = 0.43, f 1 = 40 Hz, and f 2 = 50 Hz. The corresponding frequency spectrum of Fig. 14(b) shows that in addition to the fundamental component, the four dominant spectral rays are located at 20, 40, 140, and 160 Hz. The first two frequencies (20 and 40 Hz) are the positive images of ω i − 2ω 1 and ω i − 2ω 2 . The remaining two frequencies (140 and 160 Hz) are equal to ω i + 2ω 1 and ω i + 2ω 2 , respectively. These results emphasize the existence of low-order harmonic components caused by unbalanced loads in the input current harmonic spectrum. These results are also in perfect agreement with those expected by (32). Unfortunately, these harmonics cannot be mitigated by the input filter because of their low-order frequencies very close to the fundamental one, which results in additional losses and disturbances to the grid.
VI. CONCLUSION
In this paper, the authors proposed a hybrid modulation scheme implemented on a five-leg IMC. The SVPWM technique is applied to control the rectifier stage, while a DSPWM scheme was designed for the five-leg inverter stage. A modified expression of the output voltage references was also determined to enable the correct operation of the converter under unbalanced grid voltages. It was also shown that if both output voltage systems are synchronized, both voltage transfer ratios can reach the maximum value 0.866 simultaneously.
The following advantages of this algorithm are also recorded. 1) Only five modulation signals are needed to perform the novel proposed control of the five-leg inverter stage. 2) The algorithm can easily be extended to control more than two three-phase output loads without requiring any additional mathematical development. 3) The switching sequences can be distributed freely within a sampling period, which makes this algorithm very suitable for CMV reduction and for solving EMC issues. This paper also investigated some additional features of this dual-output topology. The following concluding remarks are recorded:
1) The output loads unbalances give rise to four loworder harmonic components with frequencies equal to ω i + 2ω 1 , ω i − 2ω 1 , ω i + 2ω 2 , and ω i − 2ω 2 . These harmonics are reduced to only two components in the case of a common frequency mode. 2) In a common frequency mode of operation, the maximum losses in the common leg occur when the phase shift (ϕ 2 − ϕ 1 ) is equal to 0; however, this phase shift has no effect on the line losses.
